Metal-oxide (MO) semiconductors have emerged as enabling materials for next generation thin-film electronics owing to their high carrier mobilities, even in the amorphous state, large-area uniformity, low cost, and optical transparency, which are applicable to flat-panel displays, flexible circuitry, and photovoltaic cells. Impressive progress in solution-processed MO electronics has been achieved using methodologies such as sol gel, deep-UV irradiation, preformed nanostructures, and combustion synthesis. Nevertheless, because of incomplete lattice condensation and film densification, high-quality solution-processed MO films having technologically relevant thicknesses achievable in a single step have yet to be shown. Here, we report a low-temperature, thickness-controlled coating process to create high-performance, solution-processed MO electronics: spray-combustion synthesis (SCS). We also report for the first time, to our knowledge, indium-gallium-zinc-oxide (IGZO) transistors having densification, nanoporosity, electron mobility, trap densities, bias stability, and film transport approaching those of sputtered films and compatible with conventional fabrication (FAB) operations. etal-oxide (MO) semiconductors, especially in amorphous phases, represent an appealing materials family for next generation electronics owing to their high carrier mobilities, good environmental/thermal stability, mechanical flexibility, and excellent optical transparency (1-3). MO films complement organic semiconductors (4, 5), carbon/oxide nanomaterials (6), and flexible silicon (7, 8) for enabling new technologies, such as flexible displays and printed sensors. For fabricating high-performance electronics with acceptable fidelity, conventional processes require capital-intensive physical/chemical vapor deposition techniques. Capitalizing on the solubility of MO precursors in common solvents, solution methods have been used to fabricate semiconducting MO layers for thin-film transistors (TFTs). However, the fabrication process and field-effect mobilities of these TFTs are not competitive with the corresponding vapor-deposited (e.g., sputtered) devices (9), and developing routes to solution-derived MO TFTs with technologically relevant thicknesses and performance comparable to state of the art vapor-deposited devices is a critical milestone for MO electronics evolution.
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etal-oxide (MO) semiconductors, especially in amorphous phases, represent an appealing materials family for next generation electronics owing to their high carrier mobilities, good environmental/thermal stability, mechanical flexibility, and excellent optical transparency (1) (2) (3) . MO films complement organic semiconductors (4, 5) , carbon/oxide nanomaterials (6) , and flexible silicon (7, 8) for enabling new technologies, such as flexible displays and printed sensors. For fabricating high-performance electronics with acceptable fidelity, conventional processes require capital-intensive physical/chemical vapor deposition techniques. Capitalizing on the solubility of MO precursors in common solvents, solution methods have been used to fabricate semiconducting MO layers for thin-film transistors (TFTs). However, the fabrication process and field-effect mobilities of these TFTs are not competitive with the corresponding vapor-deposited (e.g., sputtered) devices (9) , and developing routes to solution-derived MO TFTs with technologically relevant thicknesses and performance comparable to state of the art vapor-deposited devices is a critical milestone for MO electronics evolution.
Sol-gel techniques are used extensively for MO film growth, including films for high-performance TFTs (10) (11) (12) (13) . However, the required sol-gel condensation, densification, and impurity removal steps typically require >400-500°C processing temperatures, which are incompatible with inexpensive glasses and typical flexible plastic substrates (14) . Progress toward significantly reducing the processing temperatures of sol gel-derived MO films has afforded excellent TFT mobilities; however, achieving both reproducible high-performance and stable device operation remains an unsolved issue for Ga-containing materials (15) . Sol-gel on-a-chip for indium-zinc-oxide (3) and deep-UV irradiation of spin-coated MO precursor films (1) represent significant advances; however, challenges remain. Recently, this laboratory reported a low-temperature solution method, spin-coating combustion synthesis (spin-CS), for fabricating MO TFTs (SI Appendix, Fig. S1 ) (2, 16) . By incorporating an oxidizer and a fuel in the precursor solution, localized, highly exothermic chemical transformations occur within the spin-coated films, effecting rapid condensation and M-O-M lattice formation at temperatures as low as 200-300°C, which was assessed by thermal and X-ray diffraction (XRD) analysis, and yielding high-performance TFTs. Additional work has subsequently broadened the spin-CS fuel/oxidizer options and accessible MO compositions (17) .
Note, however, that independent of the particular solution processing method, significant quantities of gaseous H 2 O, N 2 , NO x , CO 2 , etc. are evolved, compromising film continuity and densification in single-step, thick-film growth processes (17) (18) (19) (20) (21) . These issues also apply to combustion synthesis, especially because the exotherm is of short duration. Therefore, films must be sufficiently thin (typically <10-20 nm for conventional sol gel and <5-10 nm for combustion) to yield high-quality films (2, 3, 15) . For MO TFT implementation in, for example, active-matrix display backplanes, semiconductor thicknesses must be 50-100 nm to avoid back-channel effects, delayed turn-on, and bias stress shifting (22, 23) . Thus, for current generation MO TFT structures, suitable film thicknesses from conventional solution processes require inefficient multiple deposition and anneal sequences, which are time-consuming, and invariably create bulk trap states at the semiconductor interfaces.
Significance
Although impressive progress in solution-processed metaloxide (MO) electronics has been achieved, fundamental science challenges remain concerning whether solution-processed MO materials and particularly technologically relevant, indiumgallium-tin-oxide (IGZO), can achieve efficient and stable charge transport characteristics when processed at low temperatures for short times and how IGZO film density, porosity, carrier mobility, and charge trapping can be manipulated. Here, we report a coating technique, spray-combustion synthesis, and demonstrate IGZO semiconductor thickness, densification, nanoporosity, electron mobility, trap densities, and bias stress stability approaching the quality of sputtered films.
In contrast to spin coating, spray processes are readily adapted to continuous large-area, high-throughput coating as in roll-toroll processing. Simple spray coating has been used to fabricate organic solar cells (24) , organic TFTs (25) , and MO electronics (26) using heated substrates. In pioneering work, spray-coated sol-gel ZnO TFTs achieved mobilities of ∼0.1 cm 2 V −1 s −1 for 200°C growth and ∼25 cm 2 V −1 s −1 for 500°C growth (26) . These results raise the intriguing question of whether combustion processing can be combined with spray coating to realize, at low temperatures, dense high-mobility MO films having significant, precisely controlled thicknesses in a single step and specifically, growing the most technologically relevant oxide film materials: semiconducting indium-gallium-tin oxide (IGZO) and conducting indiumtin-oxide (ITO).
Here, we report a low-temperature, nanometer-thickness, controlled solution route to high-performance MO electronics through spray-combustion synthesis (SCS). Reduced gaseous byproduct trapping yields dense, high-quality, macroscopically continuous films of both crystalline and amorphous MOs. Single-layer (50-nm-thick) IGZO TFTs with carrier mobilities 10 2 -10 4 × greater (7-20 cm 2 /Vs) than those achieved with sol gel and conventional combustion synthesis are demonstrated and rival those of magnetron-sputtered IGZO TFTs. Film characterization includes the first positron annihilation spectroscopy (PAS) measurements on oxide thin films to our knowledge, X-ray photoelectron spectroscopy (XPS), X-ray reflectivity (XRR), and capacitancevoltage (C-V) data, supporting the broad applicability of SCS. or Ga 3+ frustrates crystallization (27) (28) (29) (30) . XPS oxygen 1s analysis of the O-bonding states in the films (SI Appendix, Fig. S3 ) indicates three different oxygen environments: M-O-M lattice species at 529.9 ± 0.1 eV, bulk and surface metal hydroxide (M-OH) species at 531.3 ± 0.1 eV, and weakly bound adsorbate species (e.g., H 2 O or CO 2 ) at 532.2 ± 0.1 eV (31) (32) (33) (Fig. 1 B and B, Insets) indicate that the former are more crystalline than the latter, which is in agreement with the XRD data.
Semiconductor-layer morphology is critical for TFT performance, because it strongly affects interfacial trap density and electrical contacts (34) (35) (36) . In previous spin-CS studies, very smooth surface topologies were achieved for thin (5-nm) single-layer/ multilayer films (ρ RMS = 0.2-0.5 nm) (2, 16) . However, thicker (20-to 50-nm) single-layer films are significantly more porous and rougher (ρ RMS > 1 nm) (2, 16) , reminiscent of conventional thick sol-gel oxide films (17) (18) (19) (20) (21) . In this work, atomic force microscopy and SEM images show that optimized single-layer SCS growth yields smooth thicker oxide films ( 5 at low operating voltages of 2 V owing to the enhanced capacitance of the gate dielectric ( Fig. 2 and SI Appendix, Fig. S13 ) (38) . From these results, the SCS performance enhancement vs. spin-CS processing plausibly reflects more extensive M-O-M lattice densification and distortional relaxation, thereby reducing trap sites. Note also, in Table 1 , that, despite the simple spray setup, the SCS-deposited TFT device metrics have significantly lower SDs (<15%), indicating greater TFT uniformity and hence, the greater reproducibility needed for large-scale fabrication (36 Fig. S16 ) and afford respectable performance:
Single-Layer IGZO Transistors. SCS growth of thicker, single-layer 50-nm IGZO films was next investigated, because this thickness is the minimum thickness required for IGZO TFT manufacture (39) and SCS significantly reduces device fabrication time. On a laboratory scale, 50-nm-thick IGZO films can be grown by SCS in ∼20 mincomparable with typical sputtering times, excluding chamber evacuation-whereas multiple spin/annealing used in spin-CS and sol-gel IGZO coatings requires > 4 h, a process flow and time unacceptable for microelectronics. Thus, in a comparative study, TFTs with 50-nm-thick In:Ga:Zn = 1:0.11:0.29 IGZO films grown by one-step sol-gel spin coating, one-step spin-CS, and magnetron sputtering (target composition In:Ga:Zn = 1:1:1) were evaluated ( Fig. 3 A and B and Table 2 ). The sol-gel TFT performance is poor (μ ∼ 10 −3 cm 2 V −1 s −1 ), because 300°C/30-min annealing is inadequate for densification (17, 20 , T a = 300°C). The sputtered IGZO device metrics are typical values achieved in fabrication (FAB) lines using a 300-nm-thick SiOx layer. Note that IGZO TFTs fabricated by spray pyrolysis coating using the SCS metals composition but without fuel (spray) (Fig. 3B and SI Appendix, Fig. S1 ) perform poorly (μ average = 0.53
), showing that combustion synthesis is essential for achieving high-quality thick IGZO films by spray techniques at these temperatures. Finally, using a high-k ZrO 2 dielectric, SCS μ max increases to 21. with on/off ∼ 10 5 at 2-V TFT operation (Fig. 3B) . Next, solution-processed IGZO films with In:Ga:Zn = 1:1:1 and annealing conditions (350°C) identical to typical commercial sputtering protocols were investigated. This composition space is seldom studied for solution-processed IGZO TFTs, because large Ga contents degrade TFT function for processing at <500°C. TFTs based on 50-nm-thick, sputtered sol-gel, spin-CS, and SCS IGZO films on Si/SiO 2 substrates were fabricated (Fig. 3 C and D and Table 2) ; not unexpectedly, the sol-gel and spin-CS devices perform poorly Fig. S19 ). To our knowledge, this report is the first instance of mobilities > 10 cm 2 V −1 s −1 for 1:1:1 IGZO solution processed at such low temperatures. Finally and importantly, TFT bias stress stability under identical protocols was investigated (Fig. 3 A and  C) , and independent of composition, the sol-gel and spin-CS devices exhibit marked threshold voltage instability (ΔV T > +20 to ∼60 V), implying large densities of trap states (29) , whereas the corresponding shifts for SCS (ΔV T , 1:0.11:0.29 = +1.3 V; ΔV T , 1:1:1 = +1.8 V) and fully optimized sputtered TFTs (ΔV T = +0.7 V) are small and similar. The contact resistance for IGZO TFTs is typically very low, and the mobility channel length dependence is very weak (40) . These results are impressive considering that patterning of the gate, the IGZO layer, or a passivation layer was not used. Next, photolithography-defined sputtered and SCS-processed devices were investigated, and not surprisingly, performance parameters, such as the off-currents (pA), I on :I off (∼10 9 -10 10 ), and ΔV T (<0.2-0.6 V at 60°C), were even further enhanced (SI Appendix, Figs. S17 and S18).
IGZO Film Microstructure and TFT Response. To understand the basis of the impressive SCS TFT performance, XRR, XPS, PAS, and C-V analyses were carried out. XRR analysis assays film electron density and yields the mass density (Fig. 4 A and B and SI Appendix, Fig. S20 ) (41) . For the 1:0.11:0.29 IGZO films, the density monotonically increases with ρ spin-CS (4.53 gcm 58.7 ± 9.6 51.6 ± 9.9 ∼10 3 -10 31.9 ± 9.5 23.7 ± 9.8 ∼10 4 -10 compositions to more readily reorganize and densify during lowtemperature solution-phase MO precursor decomposition.
PAS was next applied to quantify the IGZO film porosity. This technique is sensitive to voids and can detect isolated and buried pores as small as 0.3 nm (44, 45) . In amorphous porous IGZO films, the implanted positrons interact with electrons to form positronium (Ps) atoms that enable nanometer-scale porosity mapping over the entire film thickness. Fig. 4C shows results for the fraction of three-γ ortho-Ps annihilations (F 3γ ) and the shape or S r parameter as a function of mean positron implantation depth for SCS 1:1:1 and 1:0.11:0.29 IGZO films. Also shown are the positron implantation fraction distributions in each layer: surface, IGZO, SiO 2 , and Si substrate for the 1:1:1 SCS samples. Almost 95% of the 1-to 2-keV positrons are implanted in the film (SI Appendix). F 3γ evolution between ∼10 to ∼50 nm, encompassing the IGZO film and the IGZO/ SiO 2 interface, identifies large Ps fractions for the 1:1:1 sol-gel and spin-CS films, where the process is far less efficient (F 3γ →0), 1:1:1 sputtered and 1:0.11:0.29 SCS films, and an intermediate case for 1:1:1 SCS films. Three-γ annihilations in the sol-gel and spin-CS samples indicate that ortho-Ps occupies empty cavities large enough to maintain the pick-off annihilation rate λ po at a level not significantly larger than the self-annihilation rate λ 3γ (46) . The lower limit of cavity diameter to observe three-γ annihilation is ∼1 nm (46, 47) . This effect is observed in the amorphous SiO 2 of all samples (bump centered at ∼170 nm in Fig. 4C) .
Generally, the PAS S r parameter depends on the annihilation site chemical environment and defect concentrations (vacancies, voids, and pores). The direct correlation between this parameter and the ortho-Ps fraction F 3γ in Fig. 4C clearly indicates that, in these amorphous films, S r values depend mainly on porosity. Thus, higher S r values in the IGZO films correspond to higher Ps formation (para-Ps and ortho-Ps pick-off that annihilates in two γ-rays) (48) . Quantitative evaluation is provided by fitting the data S r evolutions in Fig. 4C (SI Appendix) . From the XRR-derived IGZO film thicknesses, the film PAS mass densities are estimated by minimizing the variance of the model fits (χ R 2 plots in SI Appendix, Fig. S22B ), yielding densities in good quantitative agreement with the XRR results (SI Appendix). The F 3γ and S r results confirm that the 1:0.11:0.29 SCS and 1:1:1 sputtered IGZO films are the least porous (49) , with the subnanometer porosities of the 1:0.11:0.29 SCS and 1:1:1 sputtered films estimated as ∼6% with a mean pore size (Φ) of ∼0.4-0.6 nm and a cavity number density (η) of ∼9 × 10 20 cm
followed by a 1:1:1 SCS porosity of ∼10% (Φ = 1-2 nm; η = ∼2 × 10 20 cm
−3
). The sol-gel and spin-CS film porosities are >15%, with Φ = 2-3 nm and η = ∼1 × 10 20 cm −3 (SI Appendix). These results underscore the great importance of porosity, along with composition, for optimizing solution-processed IGZO film properties.
To complement the film microstructure data, C-V measurements (SI Appendix, Fig. S23 ) were performed to estimate trapped carrier densities and their energy profiles (Fig. 4D) , allowing a density of states (DOS) distribution estimate near the conduction band edge (E c ) (50, 51) . From the C-V data, the semiconductor insulator surface potential, φ s , and surface potential gradient, (dφ/dx) s , are calculated for each gate voltage (Fig. 4 E and F) , providing boundary conditions to solve Poisson's equation and determine the potential distribution within the films (SI Appendix). Because of the low mobilities of the 50-nm sol-gel and spin-CS IGZO films, their capacitance modulation by the gate voltage is slow and unstable, indicating very high trap densities, corroborated by the large threshold voltage and V T shifts in bias measurements. Accurate DOS extraction is, therefore, impossible, and we focus on comparing SCS and sputtered IGZO films (Fig. 4F) , respectively. High densities of deep traps can lower TFT off-state currents and also, reduce the subthreshold slope, which is suggested in the corresponding transfer plots (SI Appendix, Fig. S23 ). On the side near E c , shallow trap states (tail states) dominate oxide TFT mobilities and bias stress stability. Here, the sputtered IGZO shows the lowest density of tail states (∼2.0 × 10 18 cm −3 eV −1 at 0.15 eV below E c ), comparable to published pulsed laser-deposited (52) and sputtered film data (50, 53, 54) . The best SCS devices (1:0.11:0.29 IGZO) exhibit shallow trap state densities similar to sputtered IGZO (∼2.4 × 10 18 cm −3 eV −1 at 0.15 eV below E c ). The low 1:0.11:0.29 SCS IGZO tail state density is consistent with the large mobilities in Table 2 and the good bias stress stability in Fig. 3 . Note that, for the 1:1:1 SCS IGZO system, the shallow trap density at 0.15 eV below E c is ∼5.1 × 10 18 cm
, more than two times that of 1:0.11:0.29 SCS IGZO, accounting for the lower TFT performance. Thus, these XRR, XPS, PAS, and C-V data connect the electronic structure aspects of IGZO films to composition and the aforementioned microstructural features and indicate that SCS is, to date, the only known solution process method capable of fabricating MO films with a process flow and TFT quality rivalling that of sputtered films.
Conclusions
An efficient low-temperature oxide film growth methodology combining combustion synthesis and spray coating is reported. SCS enables scalable fabrication of technologically relevant oxide films and film requisite thicknesses in a single deposition step within minutes. High-quality, nanoscopically dense, macroscopically continuous films are produced for both crystalline and amorphous MO semiconductors and conductors, yielding highperformance TFTs for the former and high thin-film conductivities for the latter. Most important, using a rudimentary spraycoating device, SCS produces IGZO films and TFTs approaching those fabricated by optimized magnetron-sputtering protocols in performance. We believe that these results show the potential of SCS for implementation in FAB microelectronics and areas where nanoscopic MO films are required.
Methods
Precursor Solutions for SCS and Spin-CS. All reagents were used as received from Sigma-Aldrich. These solutions were prepared with In(NO 3 solutions. For 0.05 (or 0.5) M solutions, 55 (or 110) μL NH 4 OH and 100 (or 200) μL acetylactone were added to 10 (or 2) mL precursor solutions and stirred overnight at 25°C. Before spin or spray coating, the precursor solutions were combined in the desired molar ratios and stirred for 2 h. All depositions were carried out at RH < 30%.
SCS.
Substrates were maintained at 200-350°C on a hot plate, whereas 0.05 M precursor solutions were loaded into the spray gun and sprayed intermittently (60-s cycles) on the substrates until the desired thickness (20 or 50 nm) was obtained. The drop sizes were between 30 and 150 μm depending on the processing temperature. The nozzle-substrate distance was 10-30 cm. Details of MO film and device fabrication/characterization, instrumentation, and XRR, PAS, and DOS modeling are reported in SI Appendix. TFT characterization was performed under ambient conditions using an Agilent 1500 Semiconductor Parameter Analyzer. The mobility-μ was evaluated in the saturation region from I DS = ðWC i =2LÞμðV GS − V T Þ 2 , where C i is the insulator capacitance/unit area, V T is the threshold voltage, and V GS is the gate voltage. W and L are channel width and length, respectively.
